If you are preparing for a Verification job interview or if you are trying to master this methodology for your next project, here are some of the questions that you can use to test your skills and measure yourself:
- What are some of the benefits of UVM methodology?
- What are some of the drawbacks of UVM methodology?
- Explain the concept of Transaction Level Modelling?
- What is the difference between an uvm_object and uvm_component class?
- What are TLM ports and TLM Fifos?
- What is an analysis port and analysis fifo and where are they used?
- Explain the protocol handshake between a sequencer and driver ?
- What is the difference between a sequence and sequence item?
- Is it possible to collect responses from DUT back to a sequence and if so how?
- What is the difference between SEQ_ARB_RANDOM and SEQ_ARB_STRICT_RANDOM arbitration mechanism on sequencer?
- What is the difference between grab() and lock() on sequencer?
- What is the difference between a pipelined and non-pipelined driver?
- What is the difference between early randomization and late randomization of sequences?
- Write a sample sequence code that generates a stream of ethernet packets?
- How can you specify weightage for a sequence when started on a sequencer?
- What is the difference between a monitor and a scoreboard in UVM methodology?
- What is meant by factory and what is its importance?
- What is the difference between creating an object using new() and create()?
- What are the difference phases in UVM and what is the order of their execution?
- What are objections and how are they useful?
- How can you implement a simulation timeout mechanism using UVM methodology?
- What is meant by factory override and what are different types of overriding possible with UVM factory?
- What is a virtual sequence and where do we use a virtual sequence?
Answer - What are its benefits? What is uvm_config_db and what is it used for?
- Why should any uvm component be registered with factory?
No comments:
Post a Comment